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ABSTRACT
Large-scale deep neural networks (DNNs) are both compute and
memory intensive. As the size of DNNs continues to grow, it is
critical to improve the energy efficiency and performance while
maintaining accuracy. For DNNs, the model size is an important fac-
tor affecting performance, scalability and energy efficiency. Weight
pruning achieves good compression ratios but suffers from three
drawbacks: 1) the irregular network structure after pruning, which
affects performance and throughput; 2) the increased training com-
plexity; and 3) the lack of rigorous guarantee of compression ratio
and inference accuracy.
To overcome these limitations, this paper proposes CirCNN,
a principled approach to represent weights and process neural
networks using block-circulant matrices. CirCNN utilizes the Fast
Fourier Transform (FFT)-based fast multiplication, simultaneously
reducing the computational complexity (both in inference and
training) from O(n2) to O(n logn) and the storage complexity from
O(n2) to O(n), with negligible accuracy loss. Compared to other
approaches, CirCNN is distinct due to its mathematical rigor: the
DNNs based on CirCNN can converge to the same “effectiveness”
as DNNs without compression. We propose the CirCNN architec-
ture, a universal DNN inference engine that can be implemented in
various hardware/software platforms with configurable network
architecture (e.g., layer type, size, scales, etc.). In CirCNN archi-
tecture: 1) Due to the recursive property, FFT can be used as the
key computing kernel, which ensures universal and small-footprint
implementations. 2) The compressed but regular network structure
avoids the pitfalls of the network pruning and facilitates high per-
formance and throughput with highly pipelined and parallel design.
To demonstrate the performance and energy efficiency, we test Cir-
CNN in FPGA, ASIC and embedded processors. Our results show
that CirCNN architecture achieves very high energy efficiency and
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performance with a small hardware footprint. Based on the FPGA
implementation and ASIC synthesis results, CirCNN achieves 6
- 102X energy efficiency improvements compared with the best
state-of-the-art results.
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1 INTRODUCTION
From the end of the first decade of the 21st century, neural networks
have been experiencing a phenomenal resurgence thanks to the big
data and the significant advances in processing speeds. Large-scale
deep neural networks (DNNs) have been able to deliver impressive
results in many challenging problems. For instance, DNNs have
led to breakthroughs in object recognition accuracy on the Ima-
geNet dataset [1], even achieving human-level performance for face
recognition [2]. Such promising results triggered the revolution of
several traditional and emerging real-world applications, such as
self-driving systems [3], automatic machine translations [4], drug
discovery and toxicology [5]. As a result, both academia and in-
dustry show the rising interests with significant resources devoted
to investigation, improvement, and promotion of deep learning
methods and systems.
One of the key enablers of the unprecedented success of deep
learning is the availability of very large models. Modern DNNs
typically consist of multiple cascaded layers, and at least millions
to hundreds of millions of parameters (i.e., weights) for the entire
model [6–9]. The larger-scale neural networks tend to enable the
extraction of more complex high-level features, and therefore, lead
ar
X
iv
:1
70
8.
08
91
7v
1 
 [c
s.C
V]
  2
9 A
ug
 20
17
MICRO-50, October 14–18, 2017, Cambridge, MA, USA C. Ding et al.
to a significant improvement of the overall accuracy [10–12]. On
the other side, the layered deep structure and large model sizes
also demand increasing computational capability and memory re-
quirements. In order to achieve higher scalability, performance,
and energy efficiency for deep learning systems, two orthogonal
research and development trends have both attracted enormous
interests.
The first trend is the hardware acceleration of DNNs, which has
been extensively investigated in both industry and academia. As
a representative technique, FPGA-based accelerators offer good
programmability, high degree of parallelism and short development
cycle. FPGA has been used to accelerate the original DNNs [13–17],
binary neural networks [18, 19], and more recently, DNNs with
model compression [20]. Alternatively, ASIC-based implementa-
tions have been recently explored to overcome the limitations of
general-purpose computing approaches. A number of major high-
tech companies have announced their ASIC chip designs of the
DNN inference framework, such as Intel, Google, etc. [21, 22]. In
academia, three representative works at the architectural level are
Eyeriss [23], EIE [24], and the DianNao family [25–27], which fo-
cus specifically on the convolutional layers, the fully-connected
layers, and the memory design/organization, respectively. There
are a number of recent tapeouts of hardware deep learning systems
[23, 28–33].
These prior works mainly focus on the inference phase of DNNs,
and usually suffer from the frequent accesses to off-chip DRAM
systems (e.g., when large-scale DNNs are used for ImageNet dataset).
This is because the limited on-chip SRAM memory can hardly
accommodate large model sizes. Unfortunately, off-chip DRAM
accesses consume significant energy. The recent studies [34, 35]
show that the per-bit access energy of off-chip DRAM memory
is 200× compared with on-chip SRAM. Therefore, it can easily
dominate the whole system power consumption.
The energy efficiency challenge of large models motivates the
second trend:model compression. Several algorithm-level techniques
have been proposed to compress models and accelerate DNNs,
including weight quantization [36, 37], connection pruning [34, 35],
and low rank approximation [38, 39]. These approaches can offer a
reasonable parameter reduction (e.g., by 9× to 13× in [34, 35]) with
minor accuracy degradation. However, they suffer from the three
drawbacks: 1) the sparsity regularization and pruning typically
result in an irregular network structure, thereby undermining the
compression ratio and limiting performance and throughput [40]; 2)
the training complexity is increased due to the additional pruning
process [34, 35] or low rank approximation step [38, 39], etc.; 3) the
compression ratios depending on network are heuristic and cannot
be precisely controlled.
We believe that an ideal model compression technique should:
i) maintain regular network structure; ii) reduce the complexity
for both inference and training, and, most importantly, iii) retain a
rigorousmathematical fundation on compression ratio and accuracy.
As an effort to achieve the three goals, we propose CirCNN,
a principled approach to represent weights and process neural
networks using block-circulant matrices [41]. The concept of the
block-circulant matrix compared to the ordinary unstructured ma-
trix is shown in Fig. 1. In a square circulant matrix, each row (or
column) vector is the circulant reformat of the other row (column)
Unstructured Weight Matrix
       (18 parameters)
Block-Circulant Weight Matrix
       (6 parameters)
Figure 1: Block-circulant Matrices for weight representa-
tion.
vectors. A non-squared matrix could be represented by a set of
square circulant submatrices (blocks). Therefore, by representing
a matrix with a vector, the first benefit of CirCNN is storage size
reduction. In Fig. 1, the unstructured 6×3weight matrix (on the left)
holds 18 parameters. Suppose we can represent the weights using
two 3 × 3 circulant matrices (on the right), we just need to store 6
parameters, easily leading to 3x model size reduction. Intuitively,
the reduction ratio is determined by the block size of the circulant
submatrices: larger block size leads to high compression ratio. In
general, the storage complexity is reduced from O(n2) to O(n).
The second benefit of CirCNN is computational complexity re-
duction. We explain the insights using a fully-connected layer of
DNN, which can be represented as y = ψ (Wx + θ ), where vectors
x and y represent the outputs of all neurons in the previous layer
and the current layer, respectively;W is them-by-n weight matrix;
andψ (·) is activation function. WhenW is a block-circulant matrix,
the Fast Fourier Transform (FFT)-based fast multiplication method
can be utilized, and the computational complexity is reduced
from O(n2) to O(n logn).
It is important to understand that CirCNN incurs no conversion
between the unstructured weight matrices and block-circulant ma-
trices. Instead, we assume that the layers can be represented by
block-circulant matrices and the training generates a vector for
each circulant submatrix. The fundamental difference is that: the
current approaches apply various compression techniques (e.g.,
pruning) on the unstructured weight matrices and then retrain
the network; while CirCNN directly trains the network assuming
block-circulant structure. This leads to two advantages. First, the
prior work can only reduce the model size by a heuristic factor,
depending on the network, while CirCNN provides the adjustable
but fixed reduction ratio. Second, with the same FFT-based fast
multiplication, the computational complexity of training is also
reduced from O(n2) to O(n logn). Unfortunately, the prior work
does not reduce (or even increase) training complexity.
Due to the storage and computational complexity reduction, Cir-
CNN is clearly attractive. The only question is: can a network really
be represented by block-circulant matrices with no (or negligible)
accuracy loss? This question is natural, because with the much less
weights in the vectors, the network may not be able to approximate
the function of the network with unstructured weight matrices.
Fortunately, the answer to the question is YES. CirCNN is mathe-
matically rigorous: we have developed a theoretical foundation and
formal proof showing that the DNNs represented by block-circulant
matrices can converge to the same “effectiveness" as DNNs without
compression, fundamentally distinguishing our method from prior
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arts. The outline of the proof is discussed in Section 3.3 and the
details are provided in technical reports [42, 43].
Based on block-circulant matrix-based algorithms, we propose
CirCNN architecture, — a universal DNN inference engine that
can be implemented in various hardware/software platforms with
configurable network architecture (e.g., layer type, size, scales, etc.).
Applying CirCNN to neural network accelerators enables notable
architectural innovations. 1) Due to its recursive property and its
intrinsic role in CirCNN, FFT is implemented as the basic comput-
ing block. It ensures universal and small-footprint implementations.
2) Pipelining and parallelism optimizations. Taking advantage of
the compressed but regular network structures, we aggressively
apply inter-level and intra-level pipelining in the basic comput-
ing block. Moreover, we can conduct joint-optimizations consider-
ing parallelization degree, performance and power consumption.
3) Platform-specific optimizations focusing on weight storage and
memory management.
To demonstrate the performance and energy efficiency, we test
CirCNN architecture in three platforms: FPGA, ASIC and embedded
processors. Our results show that CirCNN architecture achieves
very high energy efficiency and performance with a small hardware
footprint. Based on the FPGA implementation and ASIC synthesis
results, CirCNN achieves 6 - 102X energy efficiency improvements
compared with the best state-of-the-art results.
2 BACKGROUND AND MOTIVATION
2.1 Deep Neural Networks
Deep learning systems can be constructed using different types of
architectures, including deep convolutional neural networks (DC-
NNs), deep belief networks (DBNs), and recurrent neural networks
(RNNs). Despite the differences in network structures and target
applications, they share the same construction principle: multiple
functional layers are cascaded together to extract features at multi-
ple levels of abstraction [44–46]. Fig. 2 illustrates the multi-layer
structure of an example DCNN, which consists of a stack of fully-
connected layers, convolutional layers, and pooling layers. These
three types of layers are fundamental in deep learning systems.
Convolutional layers
dense
dense} }
Fully connected
       layers
Figure 2: Multi-layer structure of an example DCNN.
The fully-connected (FC) layer is the most storage-intensive
layer in DNN architectures [14, 15] since its neurons are fully con-
nected with neurons in the previous layer. The computation proce-
dure of a FC layer consists of matrix-vector arithmetics (multiplica-
tions and additions) and transformation by the activation function,
as described as follows:
y = ψ (Wx + θ ) (1)
whereW ∈ Rm×n is the weight matrix of the synapses between this
FC layer (withm neurons) and its previous layer (with n neurons);
θ ∈ Rm is the bias vector; andψ (·) is the activation function. The
Rectified Linear Unit (ReLU) ψ (x) = max(0,x) is the most widely
utilized in DNNs.
The convolutional (CONV) layer, as the name implies, per-
forms a two-dimensional convolution to extract features from its
inputs that will be fed into subsequent layers for extracting higher-
level features. A CONV layer is associated with a set of learnable
filters (or kernels) [47], which are activated when specific types of
features are found at some spatial positions in inputs. A filter-sized
moving window is applied to the inputs to obtain a set of feature
maps, calculating the convolution of the filter and inputs in the
moving window. Each convolutional neuron, representing one pixel
in a feature map, takes a set of inputs and the corresponding filter
weights to calculate the inner-product. Given input feature map X
and the r × r -sized filter (i.e., the convolutional kernel) F, the output
feature map Y is calculated as
ya,b =
r∑
i=1
r∑
j=1
xa+i−1,b+j−1 × fi, j , (2)
where ya,b , xa+i−1,b+j−1, and fi, j are elements in Y, X, and F, re-
spectively. Multiple convolutional kernels can be adopted to extract
different features in the same input feature map. Multiple input
feature maps can be convolved with the same filter and results are
summed up to derive a single feature map.
The pooling (POOL) layer performs a subsampling operation
on the extracted features to reduce the data dimensions andmitigate
overfitting issues. Here, the subsampling operation on the inputs
of pooling layer can be realized by various non-linear operations,
such as max, average or L2-norm calculation. Among them, the max
pooling is the dominant type of pooling strategy in state-of-the-art
DCNNs due to the higher overall accuracy and convergence speed
[20, 23].
Among these three types of layers, the majority of computation
occurs in CONV and FC layers, while the POOL layer has a relatively
lower computational complexity of O(n). The storage requirement
of DNNs is due to the weight matricesW’s in the FC layers and the
convolutional kernels F’s in CONV layers. As a result, the FC and
CONV layers become themajor research focuses on energy-efficient
implementation and weight reduction of DNNs.
2.2 DNNWeight Storage Reduction and
Acceleration
Mathematical investigations have demonstrated significant sparsity
and margin for weight reduction in DNNs, a number of prior works
leverage this property to reduce weight storage. The techniques
can be classified into two categories. 1) Systematicmethods [48–50]
such as Singular Value Decomposition (SVD). Despite being system-
atic, these methods typically exhibit a relatively high degradation
in the overall accuracy (by 5%-10% at 10× compression). 2) Heuristic
pruning methods [34, 35, 51] use heuristic weight together with
weight quantization. These method could achieve a better param-
eter reductions, i.e., 9×-13× [34, 35], and a very small accuracy
degradation. However, the network structure and weight storage
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after pruning become highly irregular (c.f. Fig. 3) and therefore in-
dexing is always needed, which undermines the compression ratio
and more importantly, the performance improvement.
 pruning
synapses
 pruning
 neurons
Figure 3: Illustration of the heuristic weight pruning meth-
ods.
Besides the pros and cons of the two approaches, the prior works
share the following common limitations: 1) mainly focusing on
weight reduction rather than computational complexity reduction;
2) only reducing the model size by a heuristic factor instead of
reducing the Big-O complexity; and 3) performing weight pruning
or applying matrix transformations based on a trained DNN model,
thereby adding complexity to the training process. The third item
is crucial because it may limit the scalability of future larger-scale
deep learning systems.
2.3 FFT-Based Methods
LeCun et al. has proposed using FFTs to accelerate the computa-
tions in the CONV layers, which applies only to a single filter in the
CONV layer [52]. It uses FFT to calculate the traditional inner prod-
ucts of filters and input feature maps, and can achieve speedup for
large filter sizes (which is less common in state-of-the-art DCNNs
[53]). The underlying neural network structure and parameters
remain unchanged. The speedup is due to filter reuse and it cannot
achieve either asymptotic speedup in big-O notation or weight
compressions (in fact additional storage space is needed).
The work most closely related to CirCNN is [54]. It proposed
to use circulant matrix in the inference and training algorithms.
However, it has a number of limitations. First, it only applied to FC
layers, but not CONV layer. It limits the potential gain in weight
reduction and performance. Second, it uses a single circulant matrix
to represent the weights in the whole FC layer. Since the number
of input and output neurons are usually not the same, this method
leads to the storage waste due to the padded zeros (to make the
circulant matrix squared).
2.4 Novelty of CirCNN
Compared with LeCun et al. [52], CirCNN is fundamentally dif-
ferent as it achieves asymptotic speedup in big-O notation and
weight compression simultaneously. Compared with [54], CirCNN
generalizes in three significant and novel aspects.
Supporting both FC and CONV layers. Unlike FC layers, the
matrices in CONV layers are small filters (e.g., 3 × 3). Instead of
representing each filter as a circulant matrix, CirCNN exploits the
inter-filter sparsity among different filters. In another word,CirCNN
represents a matrix of filters, where input and output channels are
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Figure 4: Baseline [54] and CirCNN. The baseline method
(a) formulates a large, square circulant matrix for FC layer
weight representation when the numbers of inputs and out-
puts are not equal, whereas the proposedmethod (b) uses the
block-circulant matrix to achieve a fine-grained tradeoff of
accuracy and compression/acceleration.
the two dimensions, by a vector of filters. The support for CONV
layers allow CirCNN to be applied in the whole network.
Block-circulant matrices. To mitigate the inefficiency due to
the single large circulant matrix used in [54], CirCNN uses block-
circulant matrices for weight representation. The benefits are two-
fold. First, it avoids the wasted storage/computation due to zero
padding when the numbers of inputs and outputs are not equal.
Second, it allows us to derive a fine-grained tradeoff between ac-
curacy and compression/acceleration. Specifically, to achieve better
compression ratio, larger block size should be used, however, it may
lead to more accuracy degradation. The smaller block sizes provide
better accuracy, but less compression. There is no compression if
the block size is 1.
Mathematical rigorousness. Importantly, we perform theo-
retical analysis to prove that the “effectiveness" of block-circulant
matrix-based DNNs will (asymptotically) approach that of original
networks without compression. The theoretical proof also distin-
guishes the proposed method with prior work. The outline of the
proof is discussed in Section 3.3 and the details are provided in
reports [42, 43].
Fig. 4 illustrates the difference between the baseline [54] and
CirCNN. The baseline method (a) formulates a large, square cir-
culant matrix by zero padding for FC layer weight representation
when the numbers of inputs and outputs are not equal. In con-
trast, CirCNN (b) uses the block-circulant matrix to avoid storage
waste and achieve a fine-grained tradeoff of accuracy and compres-
sion/acceleration.
Overall, with the novel techniques of CirCNN, at algorithm level,
it is possible to achieve the simultaneous and significant reduction
of both computational and storage complexity, for both inference and
training.
3 CIRCNN: ALGORITHMS AND FOUNDATION
3.1 FC Layer Algorithm
The key idea of block-circulantmatrix-based FC layers is to partition
the original arbitrary-size weight matrixW ∈ Rm×n into 2D blocks
of square sub-matrices, and each sub-matrix is a circulant matrix.
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The insights are shown in Fig. 5. Let k denote the block size (size of
each sub-matrix) and assume there arep×q blocks after partitioning
W, where p =m ÷ k and q = n ÷ k . ThenW = [Wi j ], i ∈ {1 . . .p},
j ∈ {1 . . .q}. Correspondingly, the input x is also partitioned as
x = [xT1 , xT2 , . . . , xTq ]T . Then, the forward propagation process in
the inference phase is given by (with bias and ReLU omitted):
a = Wx =

∑q
j=1W1jxj∑q
j=1W2jxj
. . .∑q
j=1Wpjxj

=

a1
a2
. . .
ap
 , (3)
where ai ∈ Rk is a column vector. Assume each circulant matrix
Wi j is defined by a vectorwi j , i.e.,wi j is the first row vector ofWi j .
Then according to the circulant convolution theorem [41, 55], the
calculation ofWi jxj can be performed as IFFT
(
FFT(wi j )◦FFT(xj )
)
,
where ◦ denotes element-wise multiplications. The operation pro-
cedure is shown on the right of Fig. 5. For the inference phase,
the computational complexity of this FC layer will be O(pqk logk),
which is equivalent to O(n logn) for small p, q values. Similarly,
the storage complexity will be O(pqk) because we only need to
store wi j or FFT(wi j ) for each sub-matrix, which is equivalent
to O(n) for small p, q values. Therefore, the simultaneous accel-
eration and model compression compared with the original DNN
can be achieved for the inference process. Algorithm 1 illustrates
the calculation of Wx in the inference process in the FC layer of
CirCNN.
W
W
W
a
a
a
1
...
i
...
p
=
W
W
11
...
p1
... ...
pq
1q
...
ij
x
x
x
1
...
j
...
q
a W x
a =      IFFT(FFT( w  )   FFT( x ))i
q
j=1 ij j
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0.36 -1.39 0.06 1.56 4.860.43
0.36 -1.39 0.06 1.09-0.121.56
0.36 -1.39 -4.103.42 0.06 1.56
xW
x =
   FFT
   FFT
Element-wise
Multiplication
w   or FFT( w  ) is storedij ij
ij j
wij
x j
0.36
0.43
-0.12
3.42
-1.39 0.06 1.56 0.36
IFFT ReLU
Figure 5: Illustration of the calculation of Wx in the infer-
ence process of FC layer.
Next, we consider the backward propagation process in the train-
ing phase. Let ail be the l-th output element in ai , and L denote
the loss function. Then by using the chain rule we can derive the
backward propagation process as follows:
∂L
∂wi j
=
k∑
l=1
∂L
∂ail
∂ail
∂wi j
=
∂L
∂ai
∂ai
∂wi j
, (4)
∂L
∂xj
=
p∑
i=1
k∑
l=1
∂L
∂ail
∂ail
∂xj
=
p∑
i=1
∂L
∂ai
∂ai
∂xj
. (5)
Algorithm 1: Forward propagation process in the FC layer of
CirCNN
Input: wi j ’s, x, p, q, k
Output: a
Initialize a with zeros.
for i ← 1 until p do
for j ← 1 until q do
ai ← ai + IFFT(FFT(wi j ) ◦ FFT(xj ))
end
end
return a
Algorithm 2: Backward propagation process in the FC layer
of CirCNN
Input: ∂L∂a , wi j ’s, x, p, q, k
Output: ∂L∂wi j ’s,
∂L
∂x
Initialize ∂L∂wi j ’s and
∂L
∂x with zeros.
for i ← 1 until p do
for j ← 1 until q do
∂L
∂wi j
← IFFT(FFT( ∂L∂ai ) ◦ FFT(x′j ))
∂L
∂xj
← ∂L∂xj + IFFT(FFT(
∂L
∂ai
) ◦ FFT(wi j ))
end
end
return ∂L∂wi j ’s,
∂L
∂x
We have proved that ∂ai∂wi j and
∂ai
∂xj
are block-circulant matrices.
Therefore, ∂L∂wi j and
∂L
∂ai
∂ai
∂xj
can be calculated as the “FFT→element-
wisemultiplication→IFFT” procedure and is equivalent toO(n logn)
computational complexity per layer. Algorithm 2 illustrates back-
ward propagation process in the FC layer of CirCNN.
In CirCNN, the inference and training constitute an integrated
frameworkwhere the reduction of computational complexity can be
gained for both. We directly train the vectors wi j ’s, corresponding
to the circulant sub-matricesWi j ’s, in each layer using Algorithm
2. Clearly, the network after such training procedure naturally
follows the block-circulant matrix structure. It is a key advantage
of CirCNN compared with prior works which require additional
steps on a trained neural network.
3.2 CONV Layer Algorithm
In practical DNN models, the CONV layers are often associated
with multiple input and multiple output feature maps. As a result,
the computation in the CONV layer can be expressed in the format
of tensor computations as below:
Y(x ,y,p) =
r∑
i=1
r∑
j=1
C∑
c=1
F (i, j, c,p)X(x + i − 1,y + j − 1, c), (6)
where X ∈ RW ×H×C , Y ∈ R(W −r+1)×(H−r+1)×P , F ∈ Rr×r×C×P
represent the input, output, and weight “tensors" of the CONV
layer, respectively. Here,W and H are the spatial dimensions of
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the input maps, C is the number of input maps, r is the size of the
convolutional kernel, and P is the number of output maps.
We generalize the concept of “block-circulant structure" to the
rank-4 tensor (F ) in the CONV layer, i.e., all the slices of the form
F (·, ·, i, j) are circulant matrices. Next, we reformulate the inference
and training algorithms of the CONV layer to matrix operations.We
use the inference process as an example, and the training process
can be formulated in a similar way.
Software tools such as Caffe provide an efficient methodology of
transforming tensor-based operations in the CONV layer to matrix-
based operations [56, 57], in order to enhance the implementation
efficiency (GPUs are optimized for matrix operations.) Fig. 6 illus-
trates the application of the method to reformulate Eqn. (6) to the
matrix multiplication Y = XF, where X ∈ R(W −r+1)(H−r+1)×Cr 2 ,
Y ∈ R(W −r+1)(H−r+1)×P , and F ∈ RCr 2×P .
Figure 6: Reformulation of Eqn. (6) tomatrixmultiplication.
Recall that the slice of F (·, ·, i, j) is a circulant matrix. Then
according to the reshaping principle between F and F, we have:
fa+C(i−1)+Cr (j−1),b = fC(i−1)+Cr (j−1),b−a ,∀a,b (7)
which means F is actually a block-circulant matrix. Hence the fast
multiplication approach for block circulant matrix, as the “FFT→
component-wise multiplication →IFFT" procedure, can now be
applied to accelerate Y = XF, thereby resulting in the acceleration
of (6). With the use of the proposed approach, the computational
complexity for (6) is reduced from O(WHr2CP ) to O(WHQ logQ),
where Q = max(r2C, P).
3.3 Outline of Theoretical Proof
With the substantial reduction of weight storage and computational
complexities, we attempt to prove that the proposed block-circulant
matrix-based framework will consistently yield the similar overall
accuracy compared with DNNs without compression. Only testing
on existing benchmarks is insufficient given the rapid emergence
of new application domains, DNN models, and data-sets. The theo-
retical proof will make the proposed method theoretically rigorous
and distinct from prior work.
In the theory of neural networks, the “effectiveness" is defined
using the universal approximation property, which states that a
neural network should be able to approximate any continuous
or measurable function with arbitrary accuracy provided that an
enough large number of parameters are available. This property
provides the theoretical guarantee of using neural networks to
solve machine learning problems, since machine learning tasks can
be formulated as finding a proper approximation of an unknown,
high-dimensional function. Therefore, the goal is to prove the uni-
versal approximation property of block circulant matrix-based neural
networks, and more generally, for arbitrary structured matrices
satisfying the low displacement rank γ . The detailed proofs for
the block circulant matrix-based networks and general structured
matrix-based ones are provided in the technical reports [42, 43].
The proof of the universal approximation property for block
circulant matrix-based neural networks is briefly outlined as fol-
lows: Our objective is to prove that any continuous or measurable
function can be approximated with arbitrary accuracy using a block-
circulant matrix-based network. Equivalently, we aim to prove that
the function space achieved by block-circulant matrix-based neural
networks is dense in the space of continuous or measurable func-
tions with the same inputs. An important property of the activation
function, i.e., the component-wise discriminatory property, is proved.
Based on this property, the above objective is proved using proof
by contradiction and Hahn-Banach Theorem [58].
We have further derived an approximation error bound of O(1/n)
when the number of neurons in the layer n is limited, with details
shown in [43]. It implies that the approximation error will reduce
with an increasing n, i.e., an increasing number of neurons/inputs
in the network. As a result, we can guarantee the universal “effec-
tiveness" of the proposed framework on different DNN types and
sizes, application domains, and hardware/software platforms.
3.4 Compression Ratio and Test Accuracy
In this section, we apply CirCNN to different DNN models in soft-
ware and investigate the weight compression ratio and accuracy. Fig.
7 (a) and (b) show the weight storage (model size) reduction in FC
layer and test accuracy on various image recognition datasets and
DCNN models: MNIST (LeNet-5), CIFAR-10, SVHN, STL-10, and
ImageNet (using AlexNet structure) [6, 59–62]). Here, 16-bit weight
quantization is adopted for model size reduction. The baselines are
the original DCNNmodels with unstructured weight matrices using
32-bit floating point representations. We see that block-circulant
weight matrices enable 400×-4000+× reduction in weight storage
(model size) in corresponding FC layers. This parameter reduction
in FC layers is also observed in [54]. The entire DCNN model size
(excluding softmax layer) is reduced by 30-50× when only applying
block-circulant matrices to the FC layer (and quantization to the
overall network). Regarding accuracy, the loss is negligible and
sometimes the compressed models even outperform the baseline
models.
Fig. 7 (c) illustrates the further application of block-circulant
weight matrices to the CONV layers on MNIST (LeNet-5), SVHN,
CIFAR-10, and ImageNet (AlexNet structure) datasets, when the
accuracy degradation is constrained to be 1-2% by optimizing the
block size. Again 16-bit weight quantization is adopted, and softmax
layer is excluded. The 16-bit quantization also contributes to 2× re-
duction in model size. In comparison, the reductions of the number
of parameters in [34, 35] are 12× for LeNet-5 (on MNIST dataset)
and 9× for AlexNet. Moreover, another crucial property of CirCNN
is that the parameter storage after compression is regular, whereas
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[34, 35] result in irregular weight storage patterns. The irregular-
ity requires additional index per weight and significantly impacts
the available parallelism degree. From the results, we clearly see
the significant benefit and potential of CirCNN: it could produce
highly compressed models with regular structure. CirCNN yields
more reductions in parameters compared with the state-of-the-art
results for LeNet-5 and AlexNet. In fact, the actual gain could even
be higher due to the indexing requirements of [34, 35].
We have also performed testing on other DNN models such as
DBN, and found that CirCNN can achieve similar or even higher
compression ratio, demonstrating the wide application of block-
circulant matrices. Moreover, a 5× to 9× acceleration in training can
be observed for DBNs, which is less phenomenal than the model
reduction ratio. This is because GPUs are less optimized for FFT
operation than matrix-vector multiplications.
4 CIRCNN ARCHITECTURE
Based on block-circulant matrix-based algorithms, we propose Cir-
CNN architecture, — a universal DNN inference engine that can be
implemented in various hardware/software platforms with config-
urable network architecture (e.g., layer type, size, scales, etc.).
Applying CirCNN to neural network accelerators enables no-
table architectural innovations. 1) Due to its recursive property and
its intrinsic role in CirCNN, FFT is implemented as the basic com-
puting block (Section 4.1). It ensures universal and small-footprint
implementations. 2) Pipelining and parallelism optimizations (Sec-
tion 4.3). Taking advantage of the compressed but regular network
structures, we aggressively apply inter-level and intra-level pipelin-
ing in the basic computing block. Moreover, we can conduct joint-
optimizations considering parallelization degree, performance and
power consumption. 3) Platform-specific optimizations focusing on
weight storage and memory management.(Section 4.4).
4.1 Recursive Property of FFT: the Key to
Universal and Small Footprint Design
In CirCNN, the “FFT→component-wise multiplication→IFFT" in
Fig. 8 is a universal procedure used in both FC and CONV layers,
for both inference and training processes, and for different DNN
models. We consider FFT as the key computing kernel in CirCNN
architecture due to its recursive property. It is known that FFT
can be highly efficient with O(n logn) computational complexity,
and hardware implementation of FFT has been investigated in [63–
66, 66–68]. The recursive property states that the calculation of
a size-n FFT (with n inputs and n outputs) can be implemented
using two FFTs with size n/2 plus one additional level of butterfly
calculation, as shown in Fig. 9. It can be further decomposed to four
FFTs with size n/4 with two additional levels.
The recursive property of FFT is the key to ensure a universal
and reconfigurable design which could handle different DNN types,
sizes, scales, etc. It is because: 1) A large-scale FFT can be calculated
by recursively executing on the same computing block and some
additional calculations; and 2) IFFT can be implemented using the
same structure as FFT with different preprocessing procedure and
parameters [63]. It also ensures the design with small footprint,
because: 1) Multiple small-scale FFT blocks can be multiplexed and
calculate a large-scale FFT with certain parallelism degree; and 2)
The additional component-wise multiplication has O(n) complexity
and relatively small hardware footprint.
Actual hardware systems, such as FPGA or ASIC designs, pose
constraints on parallel implementation due to hardware footprint
and logic block/interconnect resource limitations. As a result, we
define the basic computing block with a parallelization degree p
and depth d (of butterfly computations), as shown in Fig. 10. A
butterfly computation in FFT comprises cascade connection of com-
plex number-based multiplications and additions [69, 70]. The basic
computing block is responsible for implementing the major com-
putational tasks (FFT and IFFTs). An FFT operation (with reconfig-
urable size) is done by decomposition and iterative execution on
the basic computing blocks.
Compared with conventional FFT calculation, we simplify the
FFT computing based on the following observation: Our inputs
of the deep learning system are from actual applications and are
real values without imaginary parts. Therefore, the FFT result of
each level will be a symmetric sequence except for the base com-
ponent [63]. As an example shown in the basic computing block
shown in Fig. 10, the partial FFT outcomes at each layer of butterfly
computations will be symmetric, and therefore, the outcomes in
the red circles do not need to be calculated and stored as partial
outcomes. This observation can significantly reduce the amount of
computations, storage of partial results, and memory traffic.
4.2 Overall Architecture
The overall CirCNN architecture is shown in Fig. 11, which in-
cludes the basic computing block, the peripheral computing block,
the control subsystem, the memory subsystem, and I/O subsystem
(I/O buffers). The basic computing block is responsible for the ma-
jor FFT and IFFT computations. The peripheral computing block is
responsible for performing component-wise multiplication, ReLU
activation, pooling etc., which require lower (linear) computational
complexity and hardware footprint. The implementations of ReLU
activation and pooling are through comparators and have no in-
herent difference compared with prior work [24, 26]. The control
subsystem orchestrates the actual FFT/IFFT calculations on the
basic computing block and peripheral computing block. Due to the
different sizes of CONV layer, FC layer and different types of deep
learning applications, the different setting of FFT/IFFT calculations
is configured by the control subsystem. The memory subsystem
is composed of ROM, which is utilized to store the coefficients in
FFT/IFFT calculations (i.e., theW in values including both real and
imaginary parts); and RAM, which is used to store weights, e.g., the
FFT results FFT(wi j ). For ASIC design, a memory hierarchy may
be utilized and carefully designed to ensure good performance.
We use 16-bit fixed point numbers for input and weight repre-
sentations, which is common and widely accepted to be enough
accurate for DNNs [23, 24, 26, 71]. Furthermore, it is pointed out
[35, 37] that inaccuracy caused by quantization is largely indepen-
dent of inaccuracy caused by compression and the quantization
inaccuracy will not accumulate significantly for deep layers.
4.3 Pipelining and Parallelism
Thanks to the regular block-circulant matrix structure, effective
pipelining can be utilized to achieve the optimal tradeoff between
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Figure 8: The “FFT→component-wise
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Figure 9: Illustration of the recursive property of FFT.
energy efficiency and performance (throughput). CirCNN archi-
tecture considers two pipelining techniques as shown in Fig. 12.
In inter-level pipelining, each pipeline stage corresponds to one
level in the basic computing block. In intra-level pipelining, addi-
tional pipeline stage(s) will be added within each butterfly com-
putation unit, i.e., by deriving the optimal stage division in the
cascade connection of complex number-based multiplication and
additions. The proper selection of pipelining scheme highly de-
pends on the target operating frequency and memory subsystem
organization. In the experimental prototype, we target at a clock
frequency around 200MHz (close to state-of-the-art ASIC tapeouts
of DCNNs [23, 29, 30]), and therefore the inter-level pipelining with
a simpler structure will be sufficient for efficient implementations.
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Figure 10: The Basic Computing Block.
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Figure 11: CirCNN Architecture.
Based on the definition of p (parallelization degree) and d (paral-
lelization depth), larger p and d values indicate higher level of par-
allelism and therefore will lead to higher performance and through-
put, but also with higher hardware cost/footprint. A larger d value
would also result in less memory accesses at the cost of higher
control complexity. We derive the optimal p and d values by opti-
mizing an overall metric M
(
Per f (p,d), Power (p,d)) as a suitable
function of (average) performance and power consumption. The
performance Per f (p,d) will be an increasing function of p and d
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techniques.
Algorithm 3: The proposed algorithm for design optimization of basic
computing block
Optimize parallel degree p :
Derive upper bound of p based on memory bandwidth
-limit & hardware resource limit;
Use ternary search for p :
Estimate M
(
Per f (p, d ), Power (p, d )) assuming d = 1;
Optimize depth d using the ternary search method, based on the
derived p value.
but also depends on the platform specifications, and the target type
and size of DNN models (averaged over a set of learning models).
The power consumption Power (p,d) is a close-to-linear function
of pd accounting for both static and dynamic components of power
dissipation. The optimization of p and d is constrained by the com-
pute and memory hardware resource limits as well as memory and
I/O bandwidth constraints. The proposed algorithm for design opti-
mization is illustrated in Algorithm 3, which sets p as optimization
priority in order not to increase control complexity. This algorithm
depends on the accurate estimation of performance and power
consumption at each design configuration.
We provide an example of design optimization and effects assum-
ing a block size of 128 for FPGA-based implementation (Cyclone V).
Because of the low operating frequency, increasing the p value from
16 to 32 while maintainingd = 1 only increases power consumption
by less than 10%. However, the performance can be increased by
53.8% with a simple pipelining control. Increasing d from 1 to 2
results in even less increase in power of 7.8%, with performance
increase of 62.2%. The results seem to show that increasing d is
slightly more beneficial because of the reduced memory access
overheads. However, a d value higher than 3 will result in high con-
trol difficulty and pipelining bubbles, whereas p can be increased
with the same control complexity thanks to the high bandwidth of
block memory in FPGAs. As a result, we put p as the optimization
priority in Algorithm 3.
4.4 Platform-Specific Optimizations
Based on the generic CirCNN architecture, this section describes
platform-specific optimizations on the FPGA-based and ASIC-based
hardware platforms. We focus on weight storage and memory man-
agement, in order to simplify the design and achieve higher energy
efficiency and performance.
FPGA Platform. The key observation is that the weight storage re-
quirement of representative DNN applications can be (potentially)
met by the on-chip block memory in state-of-the-art FPGAs. As
a representative large-scale DCNN model for ImageNet applica-
tion, the whole AlexNet [6] results in only around 4MB storage
requirement after (i) applying block-circulant matrices only to FC
layers, and (ii) using 16-bit fixed point numbers that results in neg-
ligible accuracy loss. Such storage requirement can be fulfilled by
the on-chip block memory of state-of-the-art FPGAs such as Intel
(former Altera) Stratix, Xilinx Virtex-7, etc., which consist of up to
tens of MBs on-chip memory [72, 73]. Moreover, when applying
block-circulant matrices also to CONV layers, the storage require-
ment can be further reduced to 2MB or even less (depending on the
block size and tolerable accuracy degradation). Then, the storage
requirement becomes comparable with the input size and can be
potentially supported by low-power and high energy-efficiency
FPGAs such as Intel (Altera) Cyclone V or Xilinx Kintex-7 FPGAs.
A similar observation holds for other applications (e.g., the MNIST
data-set [62]), or different network models like DBN or RNN. Even
for future larger-scale applications, the full model after compression
will (likely) fit in an FPGA SoC leveraging the storage space of the
integrated ARM core and DDR memory [72, 73]. This observation
would make the FPGA-based design significantly more efficient.
In state-of-the-art FPGAs, on-chip memory is organized in the
form of memory blocks, each with certain capacity and bandwidth
limit. The number of on-chip memory blocks represents a proper
tradeoff between the lower control complexity (with more mem-
ory blocks) and the higher energy efficiency (with fewer memory
blocks), and thus should become an additional knob for design
optimizations. State-of-the-art FPGAs are equipped with compre-
hensive DSP resources such as 18 × 18 or variable-size multipliers
[72, 73], which are effectively exploited for performance and energy
efficiency improvements.
ASIC platform. We mainly investigate two aspects in the memory
subsystem: 1) the potential memory hierarchy and 2) the memory
bandwidth and aspect ratio. The representative deep learning appli-
cations require hundreds of KBs to multiple MBs memory storage
depending on different compression levels, and we assume a conser-
vative value of multiple MBs due to the universal and reconfigurable
property of CirCNN architecture. The potential memory hierarchy
structure depends strongly on the target clock frequency of the
proposed system. Specifically, if we target at a clock frequency
around 200MHz (close to state-of-the-art ASIC tapeouts of DCNNs
[23, 29, 30]), then the memory hierarchy is not necessary because a
single-level memory system can support such operating frequency.
Rather, memory/cache reconfiguration techniques [74, 75] can be
employed when executing different types and sizes of applications
for performance enhancement and static power reduction. If we
target at a higher clock frequency, say 800MHz, an effective mem-
ory hierarchy with at least two levels (L1 cache and main memory)
becomes necessary because a single-level memory cannot accom-
modate such high operating frequency in this case. Please note that
the cache-based memory hierarchy is highly efficient and results
in very low cache miss rate because, prefetching [76, 77], the key
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technique to improve performance, will be highly effective due to
the regular weight access patterns. The effectiveness of prefetching
is due to the regularity in the proposed block-circulant matrix-based
neural networks, showing another advantage over prior compres-
sion schemes. In our experimental results in the next section, we
target at a lower clock frequency of 200MHz and therefore the
memory hierarchy structure is not needed.
Besides the memory hierarchy structure, the memory bandwidth
is determined by the parallelization degree p in the basic comput-
ing block. Based on such configuration, the aspect ratio of the
memory subsystem is determined. Because of the relatively high
memory bandwidth requirement compared with the total memory
capacity (after compression using block-circulant matrices), column
decoders can be eliminated in general [78], thereby resulting in
simpler layout and lower routing requirements.
5 EVALUATION
In this section, we provide detailed experimental setups and results
of the proposed universal inference framework on different plat-
forms including FPGAs, ASIC designs, and embedded processors.
Experimental results on representative benchmarks such as MNIST,
CIFAR-10, SVHN, and ImageNet have been provided and we have
conducted a comprehensive comparison with state-of-the-art works
on hardware deep learning systems. Order(s) of magnitude in en-
ergy efficiency and performance improvements can be observed
using the proposed universal inference framework.
5.1 FPGA-Based Testing
First, we illustrate our FPGA-based testing results using a low-
power and low-cost Intel (Altera) Cyclone V 5CEA9 FPGA. The
Cyclone V FPGA exhibits a low static power consumption less
than 0.35W and highest operating frequency between 227MHz
and 250MHz (but actual implementations typically have less than
100MHz frequency), making it a good choice for energy efficiency
optimization of FPGA-based deep learning systems.
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Figure 13: Comparison on performance and energy effi-
ciency with state-of-the-art FPGA results.
Fig. 13 illustrates the comparison of performance (in giga op-
erations per second, GOPS) and energy efficiency (in giga oper-
ations per Joule, GOPS/W) between the proposed and reference
FPGA-based implementations. The FPGA implementation uses the
AlexNet structure, a representative DCNN model with five CONV
layers and three FC layers for the ImageNet applications [1]. The
reference FPGA-based implementations are state-of-the-arts rep-
resented by [FPGA16] [14], [ICCAD16] [15], [FPGA17, Han] [20],
and [FPGA17, Zhao] [18]. The reference works implement large-
scale AlexNet, VGG-16, medium-scale DNN for CIFAR-10, or a
custom-designed recurrent neural network [20]. Note that we use
equivalent GOPS and GOPS/W for all methods with weight storage
compression, including ours. Although those references focus on
different DNN models and structures, both GOPS and GOPS/W
are general metrics that are independent of model differences. It is
widely accepted in the hardware deep learning research to compare
the GOPS and GOPS/W metrics between their proposed designs
and those reported in the reference work, as shown in [14, 15, 18].
Please note that this is not entirely fair comparison because our im-
plementation is layerwise implementation (some reference works
implement end-to-end networks) and we extracts on-chip FPGA
power consumptions.
In Fig. 13, we can observe the significant improvement achieved
by the proposed FPGA-based implementations compared with prior
arts in terms of energy efficiency, even achieving 11×-16× improve-
ment when comparing with prior work with heuristic model size
reduction techniques [18, 20] (reference [20] uses the heuristic
weight pruning method, and [18] uses a binary-weighted neural
network XOR-Net). When comparing with prior arts with a un-
compressed (or partially compressed) deep learning system [14, 15],
the energy efficiency improvement can reach 60-70×. These results
demonstrate a clear advantage of CirCNN using block-circulant
matrices on energy efficiency. The performance and energy effi-
ciency improvements are due to: 1) algorithm complexity reduction
and 2) efficient hardware design, weight reduction, and elimination
of weight accessing to the off-chip storage. The first source results
in 10×-20× improvement and the second results in 2×-5×. Please
note that CirCNN architecture does not yield the highest through-
put because we use a single low-power FPGA, while reference [20]
uses a high-performance FPGA together with large off-chip DRAM
on a custom-designed recurrent neural network. If needed, we can
increase the number of FPGAs to process multiple neural networks
in parallel, thereby improving the throughput without incurring
any degradation in the energy efficiency.
Besides comparison with large-scale DCNNs with CirCNN ar-
chitecture with state-of-the-art FPGA implementations, we also
compare it with IBM TrueNorth neurosynaptic processor on a set of
benchmark data sets including MNIST, CIFAR-10, and SVHN, which
are all supported by IBM TrueNorth1. This is a fair comparison be-
cause both the proposed system and IBM TrueNorth are end-to-end
implementations. IBM TrueNorth [79] is a neuromorphic CMOS
chip fabricated in 28nm technology, with 4096 cores each simu-
lating 256 programmable silicon neurons in a time-multiplexed
manner. It implements Spiking Neural Networks, which is a bio-
inspired type of neural networks and benefits from the ability of
globally asynchronous implementations, but is widely perceived
to achieve a lower accuracy compared with state-of-the-art DNN
models. IBM TrueNorth exhibits the advantages of reconfigurability
1Please note that AlexNet is not currently supported by IBM TrueNorth due to the
high-degree neural connections.
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and programmability. Nevertheless, reconfigurability also applies
to CirCNN architecture.
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Figure 14: Comparison on (a) throughput and (b) energy ef-
ficiency between the proposed FPGA end-to-end implemen-
tation with TrueNorth reports [79, 80].
Fig. 14 compares the throughput and energy efficiency of FPGA-
based implementations of CirCNN architecture and IBMTrueNorth
on different benchmark data sets. The throughput and energy effi-
ciency of IBM TrueNorth results are from [79, 80] ([80] for MNIST
and [79] for CIFAR-10 and SVHN), and we choose results from the
low-power mapping mode using only a single TrueNorth chip for
high energy efficiency. We can observe the improvement on the
throughput for MNIST and SVHN data sets and energy efficiency on
the same level of magnitude. The throughput of CIFAR-10 using the
FPGA implementation of CirCNN is lower because 1) TrueNorth
requires specific preprocessing of CIFAR-10 [79] before performing
inference, and 2) the DNN model we chose uses small-scale FFTs,
which limits the degree of improvements. Besides, CirCNN archi-
tecture achieves the higher test accuracy in general: it results in
very minor accuracy degradation compared with software DCNNs
(cf. Fig. 7), whereas the low-power mode of IBM TrueNorth incurs
higher accuracy degradation [79, 80]. These results demonstrate
the high effectiveness of CirCNN architecture because it is widely
perceived that FPGA-based implementations will result in lower
performance and energy efficiency compared with ASIC implemen-
tations, with benefits of a short development round and higher
flexibility.
5.2 ASIC Designs Synthesis Results
We derive ASIC synthesis results of CirCNN architecture for large-
scale DCNN implementations (AlexNet) and compare with state-of-
the-art ASIC developments and synthesis results. The delay, power,
and energy of our ASIC designs are obtained from synthesized
RTL under Nangate 45nm process [81] using Synopsys Design
Compiler. The memories are SRAM based and estimated using
CACTI 5.3 [82]. Fig. 15 illustrates the comparison results on ASIC-
based implementations/synthesis with state-of-the-arts, which also
target at large-scale deep learning systems. The reference ASIC
implementations and synthesis results are represented by [EIE]
[24], [Eyeriss] [23], [ISSCC16, KAIST] [31], [ISSCC17, ST] [29], and
[ISSCC17, KULeuvin] [30].
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Figure 15: Comparison on performance and energy effi-
ciency with state-of-the-art ASIC results.
In Fig. 15, we can observe that our synthesis results achieve both
the highest throughput and energy efficiency, more than 6 times
compared with the highest energy efficiency in the best state-of-
the-art implementations. It is also striking that even our FPGA im-
plementation could achieve the same order of energy efficiency and
higher throughput compared with the best state-of-the-art ASICs. It
is worth noting that the best state-of-the-art ASIC implementations
report the highest energy efficiency in the near-threshold regime
with an aggressively reduced bit-length (say 4 bits, with a signifi-
cant accuracy reduction in this case). When using 4-bit input and
weight representations and near-threshold computing of 0.55VVdd
voltage level, another 17× improvement on energy efficiency can be
achieved in the synthesis results comparedwith our super-threshold
implementation, as shown in Fig. 15. This makes it a total of 102×
improvement compared with the best state-of-the-art. Moreover,
in our systems (in the super-threshold implementation), memory
in fact consumes slightly less power consumption compared with
computing blocks, which demonstrates that weight storage is no
longer the system bottleneck. Please note that the overall accuracy
when using 4-bit representation is low in CirCNN architecture
(e.g., less than 20% for AlexNet). Hence, 4-bit representation is only
utilized to provide a fair comparison with the baseline methods
using the same number of bits for representations.
We also perform comparison on performance and energy effi-
ciency with the most energy-efficient NVIDIA Jetson TX1 embed-
ded GPU toolkit, which is optimized for deep learning applications.
It can be observed that an energy efficiency improvement of 570×
can be achieved using our implementation, and the improvement
reaches 9,690× when incorporating near-threshold computing and
4-bit weight and input representations.
5.3 Embedded ARM-based Processors
Because ARM-based embedded processors are the most widely
used embedded processors in smartphones, embedded and IoT de-
vices, we implement the proposed block-circulant matrix-based
DNN inference framework on a smartphone using ARM Cortex
A9 processor cores, and provide some sample results. The aim is
to demonstrate the potential of real-time implementation of deep
learning systems on embedded processors, thereby significantly
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enhancing the wide adoption of (large-scale) deep learning systems
in personal, embedded, and IoT devices. In the implementation of
LeNet-5 DCNN model on the MNIST data set, the proposed em-
bedded processor-based implementation achieves a performance of
0.9ms/image with 96% accuracy, which is slightly faster compared
with IBM TrueNorth in the high-accuracy mode [80] (1000 Im-
ages/s). The energy efficiency is slightly lower but at the same level
due to the peripheral devices in a smartphone. When comparing
with a GPU-based implementation using NVIDIA Tesla C2075 GPU
with 2,333 Images/s, the energy efficiency is significantly higher
because the GPU consumes 202.5W power consumption, while the
embedded processor only consumes around 1W. It is very interest-
ing that when comparing on the fully-connected layer of AlexNet,
our smartphone-based implementation of CirCNN even achieves
higher throughput (667 Layers/s vs. 573 Layers/s) compared with
NVIDIA Tesla GPU. This is because the benefits of computational
complexity reduction become more significant when the model size
becomes larger.
5.4 Summary and Discussions
Energy Efficiency and Performance: Overall, CirCNN architec-
ture achieves a significant gain in energy efficiency and perfor-
mance compared with the best state-of-the-arts on different plat-
forms including FPGAs, ASIC designs, and embedded processors.
The key reasons of such improvements include the fundamental
algorithmic improvements, weight storage reduction, a significant
reduction of off-chip DRAM accessing, and the highly efficient
implementation of the basic computing block for FFT/IFFT calcu-
lations. The fundamental algorithmic improvements accounts for
the most significant portion of energy efficiency and performance
improvements around 10×-20×, and the rest accounts for 2×-5×.
In particular, we emphasize that: 1) the hardware resources and
power/energy consumptions associated with memory storage will
be at the same order as the computing blocks and will not be the
absolute dominating factor of the overall hardware deep learning
system; 2) medium to large-scale DNN models can be implemented
in small footprint thanks to the recursive property of FFT/IFFT
calculations. These characteristics are the key to enable highly
efficient implementations of CirCNN architecture in low-power
FPGAs/ASICs and the elimination of complex control logics and
high-power-consumption clock networks.
Reconfigurability: It is a key property of CirCNN architecture,
allowing it be applied to a wide set of deep learning systems. It
resembles IBM TrueNorth and could significantly reduce the devel-
opment round and promote the wide application of deep learning
systems. Unlike IBM TrueNorth, CirCNN1) does not need a spe-
cialized offline training framework and specific preprocessing pro-
cedures for certain data sets like CIFAR [79]; and 2) does not result
in any hardware resource waste for small-scale neural networks
and additional chips for large-scale ones. The former property is
because the proposed training algorithms are general, and the latter
is because different scales of DNN models can be conducted on the
same basic computing block using different control signals thanks
to the recursive property of FFT/IFFT. The software interface of
reconfigurability is under development and will be released for
public testing.
Online Learning Capability: The CirCNN architecture de-
scribed mainly focuses on the inference process of deep learning
systems, although its algorithmic framework applies to both in-
ference and training. We focus on inference because it is difficult
to perform online training in hardware embedded deep learning
systems due to the limited computing power and data set they can
encounter.
6 CONCLUSION
This paper proposes CirCNN, a principled approach to represent
weights and process neural networks using block-circulantmatrices.
CirCNN utilizes the Fast Fourier Transform (FFT)-based fast multi-
plication, simultaneously reducing the computational complexity
(both in inference and training) from O(n2) to O(n logn) and the
storage complexity from O(n2) to O(n), with negligible accuracy
loss. We propose the CirCNN architecture, a universal DNN infer-
ence engine that can be implemented in various hardware/software
platforms with configurable network architecture (e.g., layer type,
size, scales, etc.). To demonstrate the performance and energy effi-
ciency, we test CirCNN architecture in FPGA, ASIC and embedded
processors. Our results show that CirCNN architecture achieves
very high energy efficiency and performance with a small hardware
footprint. Based on the FPGA implementation and ASIC synthesis
results, CirCNN achieves 6 - 102× energy efficiency improvements
compared with the best state-of-the-art results.
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